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I. INTRODUCTION
In the traditional thermal method of food preservation increase in temperature will cause the detrimental effect on food quality attributes. Pulsed Electric Field (PEF) technology is a non-thermal method which utilises high pulsed electric field and causes microbial decontamination in food particles like milk, egg, apple, orange juice, potato, yogurt drinks etc. This enhances the shelf period of the food particle while retaining the flavour, protein,vitamin, and all other nutritional content of the food particles. [1] When biological tissues are exposed to PEF treatment, the process of electro perturbationoccurs. The cell membrane of the biological tissues are made permeable which allows easy access to the nuclei and mitochondria without damaging the outer cell membrane [2] .
For producing such effects in biological cells, there occurs a need for high voltage source to the PEF circuit and a dc-dc converter with high voltage gain could be suitably used in the front end of PEF circuit for high voltage production.
The switched capacitor based converter [3] was introduced to replace the conventional boost converter to minimise the diode reverse recovery problem and switching losses. Due to the occurrence of large transient current, the life period of capacitors were reduced in this method.
To reduce the switching losses, soft switching techniques were introduced [4] . In this converter topology,a part of the circuit resonates for a small period of the switching cycle that provides soft switching for the converter thus reducing the switching losses and improves the converter efficiency.
To overcome the problem of extreme duty cycle coupled inductor technique [5] - [8] was suggested which has reduced the voltage stress across switches without extreme duty cycle. The main drawback in this method was that the input side capacitor had more current ripple.
Interleaved high step-up converter with cross-coupled inductor were introduced to reduce the current ripple but due to the cross-coupled inductor winding,the circuit complexity was increased.
To provide high voltage gain and to reduce the voltage stress, Voltage Multiplier Cells (VMC) [9] , [10] were introduced into the boost converters. The voltage gain was improved by cascading several multiplier cells which reduces the input current ripple.
In addition to switch duty cycle, the turns ratio of the built-in transformer [11] - [13] can be used to increase the voltage gain which is an added advantage to the isolated converter.
To achieve a high voltage gain with high efficiency a non-isolated high step up stacked converter based on boost-integrated isolated converter [14] is proposed. A voltage-doubler-rectifier boostintegrated half-bridge (VDRBHB) converter is introduced to improve the voltage gain and to decrease the voltage stress. In addition to the primary side, the secondary side of the converter is stacked to obtain the high voltage conversion ratio. The main shortcoming in this converter is that the turnsratio of the transformer has to be maintained at a higher value to have a high voltage gain.
To obtain a high voltage gain with minimum value of turns ratio an interleaved high step-up zero voltage transition (ZVT) converter with built-in transformer voltage doubler cell [15] was proposed, in which the transformer turns ratio and the switch duty cycle were varied to improve the voltage ratio. To over come the above complications, a high gain interleaved DC-DC converter using transformer voltage multiplier cell [16] is proposed. The clamp switches in converter [15] are replaced by diodes in converter [16] and the coupled interleaved phase in converter [15] were decoupled in converter [16] .Built-in transformer voltage multiplier cell is inserted into each phase of the conventional interleaved boost converter. Built-in transformer, diodes and capacitors together constitute the voltage multiplier cell.
This paper analyses the suitability of high gain front end converter proposed in [14] and [16] for PEF application. Comparison between the converters is being made on voltage stress across the switches and output diode, voltage gain, efficiency and input current to the converters. This paper is organised as follows: Section II contains the detailed description of the high gain interleaved converter with built-in transformer VMC [16] with its various modes of operations. Section III deals with the high gain converter based on boostintegrated isolated converter [14] . Section IV shows the various simulated results for the converter [14] and [16] . Section V describes about the PEF circuit and its coupling with the dc-dc converters [14] and [16] .Section VI investigates the performance comparison between the converter [14] and [16] and discuss about the suitability of the front end converter for the PEF application. Section VII summarises the conclusion.
II. OPERATION OF HIGH GAIN INTERLEAVED CONVERTER WITH BUILT-IN TRANSFORMER VMC[16]
The high gain interleaved converter with built-in transformer VMC [16] is shown in Fig.1 . The two MOSFET switches are given by S 1 and S 2 , the output diodes are denoted by D o1 and D o2 , the input inductors are given by L 1 and L 2 and C o is the output capacitor. The number of turns in the primary winding is given by n 1 and the number of turns in the secondary and third windings are both n 2 . N(n 2 /n 1 ) is the turns ratio of the transformer. The leakage inductance of transformer is denoted as L lk . Clamp diode are given by D c1 and D c2 , regenerative diode are D r1 and D r2 , Clamp capacitors are C c1 and C c2 , multiplier capacitors areC m1 and C m2 .V in and V out are the input and output voltages of the high gain converter. The transformer winding, clamp diode, regenerative diode, clamp capacitor and multiplier capacitor together forms the voltage multiplier cells. The voltage multiplier cells are represented in the Fig.1 . In this high gain converter [16] there are 12 operating stages in one switching period. Due to the symmetrical operating nature of the converter only 6 modes of operation are discussed below. The various modes are given in table I. IV. SIMULATION RESULTS The simulation and the performance analyses are carried out by considering the high gain interleaved converter with built-in transformer VMC [16] as converter 1 and the high gain converter based on boost-integrated converter [14] as converter 2.The simulation parameter for the converter 1 and 2 are given in table 2. The dc-dc converters 1 and 2 are simulated using MATLAB and the results are presented from Figs.3 to 7.The gating pulsesfor converter 1 and 2 are given in Fig.3 . The voltage stress across the switches for converter 1 and 2 is given in Fig.4 . The voltage stress across the output diode for converter 1 and 2 is given in Fig.5 . The output current for converter1 and 2 are given in Fig.6 . The output voltage for converter 1 and 2 are given in Fig.7 . The efficiency curve for both the converters are given in Fig.8 . 
V. CONVERTER 1 AND 2 AS THE FRONT END CONVERTER FOR PEF APPLICATION
The overall block diagram is given in Fig.9 .The PEF circuit needs higher voltage source to produce the pulsed waveform of higher amplitude. So these converters 1 and 2 can be suitably used as a front end converter for PEF circuit to produce higher voltage level. The output from the PEF circuit is delivered to the biological load to kill the microorganism in the living cell. As a result it enhances the quality and the shelf-period of the food particles.
PEF circuit diagram is given in Fig.10 . The specification parameters for the PEF circuit are given in table III. The converter 1 and 2 are connected as a front-end converter for the PEF circuitand the MATLAB simulation diagram with converter 1 as front end converter for PEF circuit is shown in Fig.11 and converter 2 as the front end converter for PEF circuit is shown in Fig.12 . The simulation result after coupling the converters with the PEF circuit are given in Fig.13 and 14 . The pulsed output voltage from the PEF circuit are given in Fig.13 and the current in the input side of the converters after coupling with PEF circuit are given in Fig.14 .
The pulsed output voltage of the PEF circuit with converter 1 as the front end converter is about 3.5kV and with converter 2 as the front end converter is about 3.2 kV.
Components Parameters
Input From table II it is clear that both the converters are operated with same input level of 24 V, duty cycle of 0.58 and switching frequency of 20 kHz. The output voltage of 230V and the output power of 200W are same for both the converters. In order to obtain the same voltage gain of 9.5 as converter 1, the turns ratio of converter 2 has to be maintained at 3 while for converter 1 the turns ratio is 1. From table IV it is evident that switch voltage stress, output diode voltage stress and converter input current are less for converter 1 than converter 2. The efficiency of converter 1 is 60% higher than converter 2 and the output voltage from PEF circuit for converter 1 has higher amplitude than converter 2.
All these analysis and simulation results portrays that converter 1 is best suited as the front end converter for PEF application. Since the input current, voltage stress, turns ratio of transformer are lesser for converter 1, the rating of devices used for converter 1 are lower than that of converter 2. This reduces the cost of overall system with an improved efficiency.
VII.
CONCLUSION This paper presents a comparison between two high gain dc-dc converters where in both the converters VMC are used to improve the voltage conversion ratio. The simulation results and the performance comparison between the converters reveals that converter 1 is more advantageous for PEF application over converter 2. The converter 1 has the following major advantages:
 ZCS soft switching technique is used and the diode reverse recovery problems are eliminated.  The efficiency of converter 1 is more than that of converter 2 by 60%.  Voltage stress across the diode is 100 V which is lower than the output voltage level 230 V.
Parameters Converter 1 Converter2
Switch voltage stress 45V 60V
Output diode voltage stress 100V 170V  Built-in transformer provides an additional control freedom to achieve the higher voltage conversion ratio.  Diode peak current and current ripples are reduced compared to conventional boost converter.
Hence it can be concluded that converter 1 can be suitably used as a front-end converter for PEF applications to produce pulsed output voltage of higher amplitude which have a great impact in destroying the microorganism and thereby increasing the quality and shelf period of the food particles.
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